eeTimes
eeTimes
eeTimes eeTimes
Forgot password Register
Print - Send - -

Technology News

Tower and Jazz Semiconductor targets power management with scalable RDS(on) design tool

May 20, 2009 | | 217600316
Independent specialty wafer foundry, Tower Semiconductor (Migdal Haemek, Israel ) and its fully owned US subsidiary Jazz Semiconductor, Inc., (Santa Clara, California) are claiming an industry first with the introduction of scalable RDS(on) versus breakdown voltage design kit technology that enables 10 to 40 percent smaller die sizes and faster design cycle times targeted at the growing power management market.
Winchester, UK - Independent specialty wafer foundry, Tower Semiconductor (Migdal Haemek, Israel ) and its fully owned US subsidiary Jazz Semiconductor, Inc., (Santa Clara, California) are claiming an industry first with the introduction of scalable RDS(on) versus breakdown voltage design kit technology that enables 10 to 40 percent smaller die sizes and faster design cycle times targeted at the growing power management market.

The TS18PM design kit technology claims to set a new standard for design flexibility by providing a wide range of process modules under one design kit environment. The capability to maximize design IP re-use over many market spaces with optimized die size/cost enables customers to reach markets at design cycle times considered unattainable only a few years ago. The Tower/Jazz BCD platform addresses 80 percent of the growing $11 billion power management IC market and targets applications such as leading-edge LED drivers, motor controllers, battery management, and Class-D amplifiers.

The TS18PM process offers high voltage LDMOS FETs that take advantage of 0.18-micron rules to reduce on-resistance and size of power cells, enabling optimization and the smallest possible die area for every power transistor versus competitive solutions. The process also includes a Y-FLASH zero mask adder multi-time-programming non-volatile memory (MTP NVM) solution from 64bits for trimming applications to 64 Kilobits for code storage applications. The TS18PM design kit includes 20 V-60 V scalable RDS(on) NLDMOS/PLDMOS devices as well as advanced 0.18-micron CMOS and bipolar NPN devices needed in today's complex power management chips. The kit also includes industry leading RF and Thermal modeling, predictive parasitic extraction switch, high voltage ESD solutions, and dense 5 V and 1.8 V digital cell libraries for 'digital intensive' designs. In addition, the kit allows the ability to streamline the process to 20 layers (TS35PM) for Power stage dominated designs.

Dr. Avi Strum, Specialty Business Unit Vice President, Tower Semiconductor, said: "The design kit will serve as a springboard to our newest power platform offerings of more than 100 V and Ultra Low RDS(on) devices."

Related articles:

Tower, Triune team on power management IC platform

austriamicrosystems' foundry makes 0.18um High-Voltage CMOS process available for lead customers

Remote-controlled LED board extends lighting options










Please login to post your comment - click here
Related News
MOST POPULAR NEWS
Interview
Technical papers
Poll
What is the principal power source supporting your current product design?

All material on this site Copyright © 2009 - 2010 European Business Press SA. All rights reserved.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.